

PAT-NO: JP02002277772A

DOCUMENT-IDENTIFIER: JP 2002277772 A

TITLE: CLOCK GENERATING CIRCUIT AND IMAGE FORMING DEVICE

PUBN-DATE: September 25, 2002

INVENTOR-INFORMATION:

NAME	COUNTRY
TAKAGI, KOICHI	N/A
MORITA, SHINJI	N/A

ASSIGNEE-INFORMATION:

NAME	COUNTRY
KONICA CORP	N/A

APPL-NO: JP2001083302

APPL-DATE: March 22, 2001

INT-CL (IPC): G02B026/10, B41J002/44 , H04N001/113

ABSTRACT:

Ref: us 2/475

PROBLEM TO BE SOLVED: To reduce influence on image quality owing to nonuniformity in a scanning light amount in an image forming device using a polygon mirror in a writing system and its clock generating circuit.

SOLUTION: The clock generating circuit is provided with a delay chain part 413 for minutely delaying a clock from an oscillator to be reference and generating multiple delay clocks, a synchronization detecting part 414 for selecting the multiple delay clocks (synchronization delay clock) in a synchronized state with an index signal from the delay chain part and outputting the delay stage number as synchronizing information, a table 402 for holding scanning light amount nonuniformity information concerning nonuniformity in the scanning light amount generated in an optical system means, a synchronization changeover part 415 for generating a select signal which decides from which phase the delay clock among the multiple delay clocks is selected through the use of the synchronization delay clock, the synchronizing information and the scanning light amount nonuniformity information and a signal selecting part 416 for selecting the delay clock corresponding to the select signal.

COPYRIGHT: (C) 2002, JPO

shading correction

shading effect

delayed dot clock output section